

## Improvement of $\text{SiN}_x$ :H/InP gate structures for the fabrication of metal–insulator–semiconductor field-effect transistors

This content has been downloaded from IOPscience. Please scroll down to see the full text.

2002 Semicond. Sci. Technol. 17 672

(<http://iopscience.iop.org/0268-1242/17/7/306>)

View [the table of contents for this issue](#), or go to the [journal homepage](#) for more

Download details:

IP Address: 147.96.14.15

This content was downloaded on 13/02/2014 at 17:04

Please note that [terms and conditions apply](#).

# Improvement of SiN<sub>x</sub>:H/InP gate structures for the fabrication of metal–insulator–semiconductor field-effect transistors

E Redondo<sup>1</sup>, I Mártel<sup>1</sup>, G González Díaz<sup>1</sup>, P Fernández<sup>2</sup>  
and R Cimas<sup>2</sup>

<sup>1</sup> Depto de Física Aplicada III (Electricidad y Electrónica), Fac. Ciencias Físicas, Universidad Complutense de Madrid, 28040 Spain

<sup>2</sup> Centro de Asistencia a la Investigación de Implantación Iónica, Universidad Complutense de Madrid, 28040 Spain

E-mail: imartil@fis.ucm.es

Received 24 January 2002

Published 17 June 2002

Online at [stacks.iop.org/SST/17/672](http://stacks.iop.org/SST/17/672)

## Abstract

In this paper we report on the optimization of the SiN<sub>x</sub>:H insulator, deposited by the electron cyclotron resonance (ECR) plasma method, as a dielectric for metal–insulator–semiconductor (MIS) structures built on an InP compound semiconductor. Two different MIS structures have been obtained in which the minimum of the interface trap density ( $D_{it,min}$ ) at the insulator/InP interface attains values of device quality. In the first structure, a Al/SiN<sub>1.5</sub>:H/SiN<sub>1.6</sub>:H/InP dual-layer insulator was obtained and optimized after rapid thermal annealing treatment at 500 °C for 30 s. After this treatment, the value of  $D_{it,min}$  was  $9 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ . In the second structure, the MIS structure was Al/SiN<sub>1.6</sub>:H/InP single-layer insulator, in which the InP surface was exposed to an N<sub>2</sub> plasma prior to the SiN<sub>1.6</sub>:H film deposition. In this case, the value of  $D_{it,min}$  was  $1.6 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ . Both types of structures were used as gate insulators on N-channel enhanced-mode MIS field-effect transistor test devices. From the dc output characteristics of the transistors, we obtain values for the electron channel mobility in the range 1550–1600 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>. This is a confirmation of the great potential of the ECR plasma method as a simple way to obtain device quality gate structures on InP without the use of passivation processes of the InP surface prior to the deposition of the gate dielectric, thus simplifying the whole device fabrication procedure.

## 1. Introduction

The high electron mobility and high saturation drift velocity of GaAs and InP III–V semiconductor compounds make these the appropriate choice for microwave and high-speed field-effect based devices (MISFETs, MESFETs, MODFETs). Metal–insulator–semiconductor field-effect transistors (MISFETs) have some potential advantages over other devices, such as lower gate leakage currents, design flexibility, less dopant restrictions and higher simplicity, avoiding the use

of ultra-high vacuum (UHV) techniques in the fabrication process, as in MODFET devices. The performance of MISFETs, however, critically depends on the formation of an insulator/semiconductor interface with enough low defect density. Moreover, in the case of InP based devices, the gate dielectric must be deposited at low temperature (<350 °C) to prevent the decomposition of the InP leading to the loss of phosphorous from the surface. This can cause strong interface damage, pinning the Fermi level at the InP surface.

In general, to improve the insulator/semiconductor interface and, consequently, to reduce the semiconductor surface degradation, it is necessary to use an insulator deposition technique that reduces the ion bombardment and radiation damage during the deposition process, and provides good quality insulator at low deposition temperatures. This points to the electron cyclotron resonance chemical vacuum deposition (ECR-CVD) method as a soft technique to deposit device quality SiN<sub>x</sub>:H. This insulator has proven to be the best choice as gate insulator on MISFET devices based on III–V compound semiconductors [1, 2].

Concerning InP, to obtain a low trap density at the insulator/InP interface, many works can be found in the literature that use two main solutions:

- (i) chemical passivation of the InP surface (for example, with CdS solutions [3, 4] or H<sub>2</sub>S plasma exposure [5]) before insulator deposition;
- (ii) growth on the InP surface, prior to the insulator deposition, of an interface control layer (ICL), which may be Si [6] or Si/Ge [7] with the purpose being to manage carefully the transition from the semiconductor to the insulator.

However, each solution presents some problems. In the first case, the chemical passivation process is extremely dependent on the procedure conditions being a poorly repetitive method. In the second case, the deposition of an ICL needs UHV techniques that complicate the whole fabrication process.

To avoid these technological steps, we propose the use of the following simpler procedures to form the MIS structure.

- (i) Gate structures composed of two different insulator compositions that let us bring together the best SiN<sub>x</sub>:H compositions for the interface quality and for the insulator properties. These structures have been reported elsewhere [8, 9], proving their good performance.
- (ii) N<sub>2</sub> plasma exposure of the InP surface before the insulator deposition. This procedure has been demonstrated to reduce the interface trap density [10, 11].
- (iii) Rapid thermal annealing (RTA) treatments of the MIS structure obtained in the two ways described above. This approach has been widely studied by our group in SiN<sub>x</sub>:H/Si [12, 13], SiN<sub>x</sub>:H/InGaAs [14, 15] and SiN<sub>x</sub>:H/InP [16] structures, where it has been proven that the RTA treatments with temperatures between 500–700 °C, depending on the substrate, improve the whole performance of the devices.

In this paper, we first analyse the best solution to develop device quality Al/SiN<sub>x</sub>:H/InP structures, comparing the electrical results obtained with the approaches described above. Subsequently, we present dc characterization of MISFET test devices using the different solutions in order to choose the better one among them.

## 2. Experimental details

MIS structures were obtained using wafers of undoped InP ( $n = 5 \times 10^{15} \text{ cm}^{-3}$ , (100) oriented). The samples were first degreased with organic solvents, rinsed in deionized water and dried with nitrogen. They were then superficially etched

in a solution of HIO<sub>3</sub>:H<sub>2</sub>O (10% at weight) for 1 min and in HF:H<sub>2</sub>O (1:10) for 15 s. We use a glove bag transfer chamber filled with pure N<sub>2</sub> gas in the last clean-up step to avoid the air exposure of the samples. The SiN<sub>x</sub>:H insulator films were then deposited by the ECR-CVD technique with an Astex 4500 reactor. The deposition was done at low substrate temperature (200 °C) using SiH<sub>4</sub> and N<sub>2</sub> as precursor gases, in different ratios ( $R = \text{N}_2/\text{SiH}_4$ ) to get different insulator compositions ( $x = \text{N}/\text{Si}$ ) [17]. The SiN<sub>x</sub>:H films used in this study had N-rich ( $x = 1.5\text{--}1.6$ ) and near-stoichiometric ( $x = 1.43$ ) compositions. The insulator thickness was 500 Å.


As we have described in the introduction, several trials of MIS structures were analysed for optimization, as follows.

- (i) In the first type, the insulator deposition was performed in two steps. The first layer, deposited on InP, was chosen to be a composition of  $x = 1.6$  to minimize the interface trap density [8, 9]. This is referred to as the bottom layer. Immediately afterwards, we deposit the second layer with a composition of  $x = 1.5$  or  $x = 1.43$  to improve  $\rho$  and  $E_B$  values. This is referred to as the top layer. The finalized gate structure is referred to as the dual-layer structure. In both cases, the total thickness is 500 Å, with a partial thickness of 100 Å for the bottom layer and 400 Å for the top layer.
- (ii) In the second type, a N<sub>2</sub> plasma exposure was performed before a single-layer insulator deposition [10, 11]. The N<sub>2</sub> plasma exposure experiment was conducted under the following conditions: time duration 30 s, microwave power 60 W and N<sub>2</sub> gas pressure 0.5 mTorr.
- (iii) After MIS formation with these procedures, RTA treatments in all of them were conducted in Ar atmosphere. The annealing temperature ranged between 300–800 °C for 30 s.

Afterwards, in all the devices, Al dots ( $1.2 \times 10^{-3} \text{ cm}^2$ ) were thermally evaporated through a mechanical mask. Finally, an AuGe/Au back electrode was evaporated. A post-metallization annealing of the final devices was performed in Ar atmosphere (300 °C for 20 min).

Each MIS structure was characterized using capacitance–voltage ( $C$ – $V$ ) measurements, quasi-static ( $C_{QS}$ ) and 1 MHz ( $C_{HF}$ ) curves, with a Keithley Model 82 system. The interface trap density ( $D_{it}$ ) was obtained using the high–low frequency method [18]. The  $\rho$  and  $E_B$  (at  $1 \mu\text{A cm}^{-2}$ ) values were calculated from current–voltage ( $I$ – $V$ ) measurements made in accumulation.

Test devices of the type N-channel enhanced-mode MISFETs were fabricated on (100) Fe-doped semi-insulating InP substrates by conventional photolithography. The gate dimensions were  $10 \times 100 \mu\text{m}^2$ . The source and drain contacts were formed with <sup>28</sup>Si<sup>+</sup> ion implantation with a dose of  $1 \times 10^{14} \text{ cm}^{-2}$  at 80 keV, followed by RTA activation at 800 °C for 30 s. The annealing was carried out using the face-to-face method in high purity Ar ambience. After the annealing, the InP surface was superficially etched in the same way as before the SiN<sub>x</sub>:H deposition. Then, the gate insulator was deposited by the ECR-CVD method, as described above. Subsequently, Al was evaporated as the gate electrode. Contacts holes for source and drain electrodes were then made by reactive ion etching using SF<sub>6</sub>, and AuGe/Au was evaporated to provide source/drain contacts.



**Figure 1.** (a) Resistivity ( $\rho$ ) and (b) breakdown field ( $E_B$ ) as functions of the RTA temperatures for the following MIS structures: (■) Al/SiN<sub>1.6</sub>:H/InP; (◇) Al/SiN<sub>1.5</sub>:H/InP and (○) the dual-layer gate Al/SiN<sub>1.5</sub>:H/SiN<sub>1.6</sub>:H/InP.

### 3. Results and discussion

#### 3.1. MIS structures


We first analyse the results on dual-layer gate structures. In previous works [19] we have shown the influence of the nitrogen-to-silicon ratio ( $x = \text{N/Si}$ ) of the films on the electrical properties of MIS structures ( $D_{it}$ ,  $\rho$  and  $E_B$ ). An inverse correlation between the insulator composition and interface trap density was observed. The minimum  $D_{it}$  value ( $3 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ ) was achieved in films with the maximum value of  $x$  ( $x = 1.6$ ). For this composition, the values of  $\rho$  and  $E_B$  were  $10^{15} \Omega \text{ cm}$  and  $2 \text{ MV cm}^{-1}$ , respectively. Better insulator properties ( $\rho = 4 \times 10^{15} \Omega \text{ cm}$  and  $E_B = 2.5 \text{ MV cm}^{-1}$ ) were obtained with lower  $x$  values ( $x = 1.43$ ). However, at this insulator composition, the interface quality was worse than with  $x = 1.6$ , being now the minimum of the interface trap density of  $4 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ .

From these previous results, we have made dual-layer gate structures [8, 9] to join the lower interface trap densities of SiN<sub>1.6</sub>:H compositions and the best insulator characteristics of the SiN<sub>1.43</sub>:H or SiN<sub>1.5</sub>:H compositions. This approach has been widely used in Si-based technology [20] but, to our knowledge, not in III–V semiconductor technology.

Figures 1(a) and (b) present the behaviour of  $\rho$  and  $E_B$  with the annealing temperature, respectively, for three groups of samples: single layer with  $x = 1.6$ , single layer with  $x = 1.5$  and the dual-layer gate ( $x = 1.5/x = 1.6$ ). We can observe that the insulator characteristics of the dual-layer structure are very similar to that of single layers. The  $\rho$  and  $E_B$  values are degraded with temperatures above  $600^\circ\text{C}$ , as we can observe in these figures.

However, both  $\rho$  and  $E_B$  were found to be independent of the N<sub>2</sub> plasma exposure process, with values in the range  $\sim 10^{15} \Omega \text{ cm}$  and  $\sim 2 \text{ MV cm}^{-1}$ , respectively.

Focusing on the interface quality of these structures, in figure 2 we show the use of the annealing performed at  $500^\circ\text{C}$  for 30 s on the  $C-V$  characteristics for Al/SiN<sub>1.5</sub>:H/SiN<sub>1.6</sub>:H/InP structures, which is the better structure obtained. The quasi-static  $C_{QS}$  curve presents a




**Figure 2.** High-frequency ( $C_{HF}$ ) and quasi-static ( $C_{QS}$ )  $C-V$  characteristics normalized to the insulator capacitance ( $C_{in}$ ) of the Al/SiN<sub>1.5</sub>:H/SiN<sub>1.6</sub>:H/InP dual-layer gate structure after annealing at  $500^\circ\text{C}$  for 30 s. The thickness of each layer was  $100 \text{ \AA}$  ( $x = 1.6$ ) and  $400 \text{ \AA}$  ( $x = 1.5$ ).


deep and well-defined dip, indicating the high quality of the insulator/semiconductor interface. In figure 3(a), we present the interface trap distribution for the following devices: single-layer Al/SiN<sub>1.6</sub>:H/InP annealed at  $500^\circ\text{C}$  for 30 s; dual-layer Al/SiN<sub>1.5</sub>:H/SiN<sub>1.6</sub>:H/InP annealed at  $500^\circ\text{C}$  for 30 s; single-layer Al/SiN<sub>1.6</sub>:H/InP subjected to a N<sub>2</sub> plasma exposure before the SiN<sub>x</sub>:H deposition and, finally, the same device but after annealing at  $500^\circ\text{C}$  for 30 s. In all these cases, the interface trap distribution has the characteristic U-shaped form. For the RTA annealed dual-layer gate structure, the distribution exhibits a minimum ( $9 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$ ) located at  $0.45 \text{ eV}$  above midgap. The N<sub>2</sub> plasma exposure of the InP surface gives a value of  $D_{it,\text{min}} = 1.6 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$ . The effects of the N<sub>2</sub> plasma exposure together with an annealing treatment have been demonstrated [10] not to be a good option for optimization of the device. In fact, the device N<sub>2</sub> plasma exposed and then annealed at  $500^\circ\text{C}$  for 30 s exhibited a minimum for the interface trap density of  $3 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ . The thermal treatment induces the desorption of phosphorous–nitrogen (P–N) and/or indium–phosphorous–nitrogen (In–P–N) complexes formed on InP during the plasma cleaning, that passivate the InP surface.

With the comparison of data shown in figure 3(a), we prove that the best solution to obtain gate quality MIS devices is to use the dual-layer structure as gate insulator, with a RTA treatment of  $500^\circ\text{C}$  for 30 s. This optimized device presents the lowest interface trap densities and  $\rho$  and  $E_B$  values which are actually close to the best results obtained with SiN<sub>x</sub>:H compositions of  $x = 1.43$  or  $x = 1.5$  (see figures 1(a) and (b)).

To compare our results with those procedures that use chemical passivation and/or ICLs to improve the interface behaviour, we present in figure 3(b) the best  $D_{it}$  distribution obtained in this work (Al/SiN<sub>1.5</sub>:H/SiN<sub>1.6</sub>:H/InP dual-layer gate structure annealed at  $500^\circ\text{C}$  for 30 s), the results from Landheer *et al* [6] obtained in MIS structures passivated using an ICL and the results from Kapila *et al* [5], where the InP surface was treated in H<sub>2</sub>S plasma. The minimum of  $D_{it}$  distribution in our structure ( $9 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$ ), facing those obtained with S-passivation ( $2.5 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ ) [5] or ICL technique ( $4 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ ) [6], indicates



**Figure 3.** (a) Interface trap distribution ( $D_{it}$ ) as a function of gap energy plotted relative to the midgap, for the dual-layer structure of figure 2 (⊖). The other distributions are for the following devices: (Δ) single-layer Al/SiN<sub>1.6</sub>:H/InP annealed at 500 °C/30 s; (—) single-layer Al/SiN<sub>1.6</sub>:H/InP subjected to N<sub>2</sub> plasma exposure; (■) single-layer Al/SiN<sub>1.6</sub>:H/InP plasma exposed and annealed at 500 °C for 30 s. (b) Interface trap distribution as a function of gap energy plotted relative to the midgap, for the MIS structure measured in figure 2 (⊖): (Δ) results from Landheer *et al* [6] for devices passivated with an ICL; (×) results from Kapila *et al* [5] for devices treated in H<sub>2</sub>S atmosphere.



**Figure 4.** Output dc  $I$ - $V$  characteristics for an N-channel InP MISFET with a gate length of 10  $\mu\text{m}$ . The gate structure is Al/SiN<sub>1.5</sub>:H/SiN<sub>1.6</sub>:H/InP annealed at 500 °C for 30 s. The  $V_G$  steps are 2 V.


the excellent performance of the RTA treated dual-layer gate interface without any additional treatment of the InP surface previous to the SiN<sub>x</sub>:H deposition.

Arguably, high-quality  $C$ - $V$  and  $I$ - $V$  characteristics are necessary conditions for a viable MISFET technology. Ultimately, however, a functional MISFET is the appropriate test of a particular material system for MIS applications.

### 3.2. Test MISFET devices

To demonstrate the feasibility of our dual-layer gate structure for high-performance device applications, N-channel MISFET test devices were fabricated. We did not make an attempt to optimize either gate dimensions, which are quite large (with a length of 10  $\mu\text{m}$  and a width of 100  $\mu\text{m}$ ), nor source and drain design.

Figure 4 presents the best transistor output characteristics measured in the dark with the ICS software from Keithley. The gate structure used in this device is that analysed above (Al/SiN<sub>1.5</sub>:H/SiN<sub>1.6</sub>:H/InP dual-layer gate structure, optimized with RTA treatment at 500 °C for 30 s). The transistor curves clearly show pinch-off characteristics and,



**Figure 5.** Evolution of the channel effective electron mobility ( $\mu_{\text{eff}}$ ) as a function of the insulator gate composition. The inset of the figure illustrates the evolution of the minimum of interface trap density measured in MIS structures as a function of the insulator composition.

at zero gate voltage, the device does not exhibit any leakage currents. The threshold voltage ( $V_{\text{th}}$ ) is about 0.05 V. An extrinsic transconductance of 15  $\text{mS mm}^{-1}$  was measured for the transistor in the saturation regime at room temperature.

To obtain the effective electron mobility ( $\mu_{\text{eff}}$ ) in the channel of the transistor, the drain current in the saturation region ( $I_{\text{DS}}$ ) was obtained at a constant drain voltage ( $V_{\text{DS}}$ ) for different gate voltages ( $V_{\text{GS}}$ ). Using the slope of the plot  $I_{\text{DS}}$  versus  $V_{\text{GS}}$  we can obtain  $\mu_{\text{eff}}$  as [21]

$$\mu_{\text{eff}} = \left( \frac{L}{W} \right) \frac{\left( \frac{\partial I_{\text{DS}}}{\partial V_{\text{GS}}} \right) \Big|_{V_{\text{DS}}}}{(V_{\text{GS}} - V_{\text{th}}) C_{\text{in}}} \quad (1)$$

where  $C_{\text{in}}$  is the gate insulator capacitance per unit area, and  $L$  and  $W$  are the length and width of the gate, respectively. A maximum channel mobility of 1600  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$  was measured.

On the other hand, when the gate dielectric structure was obtained with the  $N_2$  plasma exposure already described, the dc output characteristics of the corresponding test device were similar to those shown in figure 4, with the values for the transconductance and for the effective electron mobility now being  $15 \text{ mS mm}^{-1}$  and  $1550 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , respectively.

The values obtained in both cases for  $\mu_{\text{eff}}$  are really good results and confirm the low value of  $D_{\text{it}}$  at the  $\text{SiN}_x\text{:H/InP}$  interface in both types of test transistor. To make this fact obvious, we finally present in figure 5 the evolution of the maximum  $\mu_{\text{eff}}$  values obtained in MISFET devices with simple gate structures ( $\text{Al/SiN}_x\text{:H/InP}$ ), where we have ranged the insulator composition. The inset of the figure shows the evolution of the minimum  $D_{\text{it}}$  values measured in  $\text{Al/SiN}_x\text{:H/InP}$  MIS structures, with the same  $\text{SiN}_x\text{:H}$  composition. In this figure, we can observe the straight relation between  $\mu_{\text{eff}}$  and  $D_{\text{it}}$ , and we can conclude that a good  $\text{SiN}_x\text{:H/InP}$  interface gives rise to less scattering mechanisms at the channel region, improving  $\mu_{\text{eff}}$  (which is an indication of the microscopic surface mobility).

#### 4. Conclusions

We have shown in this paper that both the dual-layer gate structure  $\text{Al/SiN}_{1.5}\text{:H/SiN}_{1.6}\text{:H/InP}$  and the single-layer  $\text{Al/SiN}_{1.6}\text{:H/InP}$ , in which the InP surface was exposed to a  $N_2$  plasma prior to the deposition of the insulator, have interface properties of device quality that allow us to use such structures as the gate zone in MISFET devices. The method used to deposit the  $\text{SiN}_x\text{:H}$  film insulator was the ECR-CVD plasma method. In the dual-layer gate structure, the optimization of the device with RTA treatment performed at  $500^\circ\text{C}$  for 30 s gives a minimum value for the interface trap density of  $9 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$ . This is one of the best-reported values for this parameter in MIS devices with InP.

In addition, we have developed a simple technology to fabricate N-channel enhanced-mode MISFET test transistors with non-optimized gate geometry (with a  $10 \mu\text{m}$  length and a  $100 \mu\text{m}$  width). With both types of gate structure, the devices exhibit good output dc characteristics, with an electron channel mobility of  $1600 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  (dual-layer gate) and  $1550 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  (single layer with  $N_2$  plasma exposure). These values show that both types of gate structure are a good choice for InP-based MISFET technology.

#### Acknowledgments

This work was partially supported by the Spanish Government under Grant No TIC98/0740.

#### References

- [1] Park D G, Chen Z and Morkoc H 1997 *J. Electron. Mater.* **26** 1076
- [2] Park D G *et al* 1996 *J. Vac. Sci. Technol. B* **14** 2674
- [3] Vaccaro K, Davis A, Dauplaise H M and Lorenzo J P 1996 *Proc. IPRM'96 Conf.* p 693
- [4] Dauplaise H M, Vaccaro K, Davis A, Ramseyer G O and Lorenzo J P 1996 *J. Appl. Phys.* **80** 2873
- [5] Kapila A, Si X and Malhotra V 1993 *Appl. Phys. Lett.* **62** 2259
- [6] Landheer D, Yousefi G, Weeb J B, Kwok R and Lau W 1994 *J. Appl. Phys.* **75** 3516
- [7] Park D-G, Wang Z, Morkoç H, Alterovitz S A, Smith D J and Tsen S-C 1998 *J. Vac. Sci. Technol. B* **16** 3032
- [8] Dueñas S, Peláez R, Castán H, Pinacho R, Quintanilla L, Barbolla J, Mártel I, González-Díaz G and Redondo E 1999 *J. Mater. Sci., Mater. Electron.* **10** 373
- [9] Redondo E, Blanco N, Mártel I, González-Díaz G, Peláez R, Castán H and Dueñas S 1999 *J. Vac. Sci. Technol. A* **17** 2178
- [10] Redondo E, Mártel I, González Díaz G, Castán H and Dueñas S 2001 *J. Vac. Sci. Technol. B* **19** 186
- [11] Castán H, Dueñas S, Barbolla J, Redondo E, Mártel I and González-Díaz G 2001 *J. Mater. Sci., Mater. Electron.* **11** 263
- [12] Martínez F L, San Andrés E, Del Prado A, Mártel I, Bravo D and López F 2001 *J. Appl. Phys.* **90** 1573
- [13] Martínez F L, Del Prado A, Mártel I and González Díaz G 2001 *Semicond. Sci. Technol.* **16** 534
- [14] Blanco M N, Redondo E, Mártel I and González Díaz G 2000 *Semicond. Sci. Technol.* **15** 823
- [15] Castán H, Dueñas S, Barbolla J, Blanco N, Mártel I and González-Díaz G 2001 *Japan. J. Appl. Phys.* **1** **40** 4479
- [16] Redondo E, Blanco N, Mártel I and González-Díaz G 1999 *Appl. Phys. Lett.* **74** 991
- [17] Martínez F L, Del Prado A, Mártel I, González Díaz G, Bohne W, Fuhs W, Rorich J, Selle B and Sieber I 2001 *Phys. Rev. B* **63** 245320
- [18] Nicollian E and Brews J R 1982 *MOS (Metal Oxide Semiconductor) Physics and Technology* (New York: Wiley)
- [19] Garcia S, Mártel I, González-Díaz G, Castán H and Dueñas S 1998 *J. Appl. Phys.* **83** 600
- [20] Ma Y, Yasuda T and Lucovsky G 1994 *Appl. Phys. Lett.* **64** 2226
- [21] Taylor M J, Lile D L and Nedoluha K 1984 *J. Vac. Sci. Technol. B* **2** 522