%0 Book Section
%T A power-efficient and scalable load-store queue design
publisher Springer-Verlag Berlin
%D 2005
%U 3-540-29013-3
%@ https://hdl.handle.net/20.500.14352/53421
%X The load-store queue (LQ-SQ) of modem superscalar processors is responsible for keeping the order of memory operations. As the performance gap between processing speed and memory access becomes worse, the capacity requirements for the LQ-SQ increase, and its design becomes a challenge due to its CAM structure. In this paper we propose an efficient load-store queue state filtering mechanism that provides a significant energy reduction (on average 35% in the LSQ and 3.5% in the whole processor), and only incurs a negligible performance loss of less than 0.6%.
%~