<?xml version="1.0" encoding="UTF-8"?><?xml-stylesheet type="text/xsl" href="static/style.xsl"?><OAI-PMH xmlns="http://www.openarchives.org/OAI/2.0/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/ http://www.openarchives.org/OAI/2.0/OAI-PMH.xsd"><responseDate>2026-08-20T06:01:57Z</responseDate><request verb="GetRecord" identifier="oai:docta.ucm.es:20.500.14352/98211.2" metadataPrefix="qdc">https://docta.ucm.es/rest/oai/request</request><GetRecord><record><header><identifier>oai:docta.ucm.es:20.500.14352/98211.2</identifier><datestamp>2025-08-28T13:46:26Z</datestamp><setSpec>com_20.500.14352_14</setSpec><setSpec>col_20.500.14352_15</setSpec></header><metadata><qdc:qualifieddc xmlns:qdc="http://dspace.org/qualifieddc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:dcterms="http://purl.org/dc/terms/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:doc="http://www.lyncode.com/xoai" xsi:schemaLocation="http://purl.org/dc/elements/1.1/ http://dublincore.org/schemas/xmls/qdc/2006/01/06/dc.xsd http://purl.org/dc/terms/ http://dublincore.org/schemas/xmls/qdc/2006/01/06/dcterms.xsd http://dspace.org/qualifieddc/ http://www.ukoln.ac.uk/metadata/dcmi/xmlschema/qualifieddc.xsd">
   <dc:title>Time-dependent dielectric breakdown on subnanometer EOT nMOS FinFETs</dc:title>
   <dc:creator>Feijoo, Pedro Carlos</dc:creator>
   <dc:creator>Kauerauf, Thomas</dc:creator>
   <dc:creator>Toledano-Luque, María</dc:creator>
   <dc:creator>Togo, Misuhiro</dc:creator>
   <dc:creator>San Andrés Serrano, Enrique</dc:creator>
   <dc:creator>Groeseneken, Guido.</dc:creator>
   <dcterms:abstract>In this paper, the time-dependent dielectric breakdown (TDDB) in sub-1-nm equivalent oxide thickness (EOT) n-type bulk FinFETs is studied. The gate stacks consist of an IMEC clean interfacial layer, atomic layer deposition HfO2 high-kappa and TiN metal electrode. For the 0.8-nm EOT FinFETs, it is found that TDDB lifetime is consistent with results of planar devices for areas around 10(-8) cm(2), implying that the FinFET architecture does not seem to introduce new failure mechanisms. However, for devices with smaller area, the extrapolated voltage at a ten-year lifetime for soft breakdown (SBD) does not meet the specifications, and as a consequence, the SBD path wear-out will have to be included in the final extrapolation. Furthermore, it is shown that for EOTs smaller than 0.8 nm, the TDDB reliability on n-type FinFETs is challenged by the high leakage currents.</dcterms:abstract>
   <dcterms:dateAccepted>2024-02-02T11:38:48Z</dcterms:dateAccepted>
   <dcterms:dateAccepted>2024-11-14T12:58:16Z</dcterms:dateAccepted>
   <dcterms:available>2024-02-02T11:38:48Z</dcterms:available>
   <dcterms:available>2024-11-14T12:58:16Z</dcterms:available>
   <dcterms:created>2024-02-02T11:38:48Z</dcterms:created>
   <dcterms:created>2024-11-14T12:58:16Z</dcterms:created>
   <dcterms:issued>2012</dcterms:issued>
   <dc:type>journal article</dc:type>
   <dc:identifier>https://hdl.handle.net/20.500.14352/98211.2</dc:identifier>
   <dc:identifier>1530-4388</dc:identifier>
   <dc:identifier>1558-2574</dc:identifier>
   <dc:language>eng</dc:language>
   <dc:relation>info:eu-repo/grantAgreement/TEC2010-18051</dc:relation>
   <dc:rights>open access</dc:rights>
   <dc:publisher>Institute of Electrical and Electronics Engineers</dc:publisher>
</qdc:qualifieddc></metadata></record></GetRecord></OAI-PMH>