HOTL: Hypotheses and observations testing logic

Thumbnail Image
Full text at PDC
Publication Date
Advisors (or tutors)
Journal Title
Journal ISSN
Volume Title
Google Scholar
Research Projects
Organizational Units
Journal Issue
"To ensure the conformance of an implementation under test (IUT) with respect to a specification requires, in general, the application of an infinite number of tests. In order to use finite test suites, most testing methodologies add some feasible hypotheses about the behavior of the IUT. Since these methodologies are designed for considering a fixed set of hypotheses, they usually do not have the capability of dealing with other testing scenarios where the set of assumed hypotheses varies. In this paper we propose a logic to infer whether a set of observations (i.e., results of test applications) allows one to claim that the IUT conforms to the specification if a specific set of hypotheses (taken from a repertory of hypotheses) is assumed. We show the soundness and completeness of our logic with respect to a general notion of conformance.
A.V. Aho, A.T. Dahbura, D. Lee, M.Ü. Uyar, An optimization technique for protocol conformance test generation based on UIO sequences and Rural Chinese Postman Tours, IEEE Trans. Commun., 39 (11) (1991) 1604–1615. J.A. Arnedo, A. Cavalli, M. Núñez, Fast testing of critical properties through passive testing, 15th Int. Conf. on Testing Communicating Systems, TestCom'03, LNCS, vol. 2644, Springer, 2003, pp. 295–310. E. Bayse, A. Cavalli, M. Núñez, F. Zaïdi, A passive testing approach based on invariants: application to the WAP, Comput. Networks 48 (2) (2005) 247–266. B.S. Bosik, M.Ü. Uyar, Finite state machine based formal methods in protocol conformance testing, Comput. Networks ISDN Syst. 22 (1991) 7–33. A. Cavalli, C. Gervy, S. Prokopenko, New approaches for passive testing using an extended finite state machine specification, J. Inform. Software Technol. 45 (2003) 837–852. T.S. Chow, Testing software design modelled by finite state machines, IEEE Trans. Software Eng. 4 (1978) 178–187. E.M. Clarke, O. Grumberg, D. Peled, Model Checking, MIT Press, 2000. G. Eleftherakis, P. Kefalas, Towards model checking of finite state machines extended with memory through refinement, Advances in Signal Processing and Computer Technologies, World Scientific and Engineering Society Press, 2001, pp. 321–326. S. Fujiwara, G. Bochmann, F. Khendek, M. Amalou, A. Ghedamsi, Test selection based on finite-state models, IEEE Trans. Software Eng. 17 (6) (1991) 591–603. R. Hierons, Comparing test sets and criteria in the presence of test hypotheses and fault domains, ACM Trans. Software Eng. Methodol. 11 (4) (2002) 427–448. R.M. Hierons, M. Harman, Testing conformance of a deterministic implementation to a non-deterministic stream X-machine, Theor. Comput. Sci. 323 (1–3) (2004) 191–233. D. Lee, D. Chen, R. Hao, R. Miller, J. Wu, X. Yin, A formal approach for passive testing of protocol data portions, 10th IEEE Int. Conf. on Network Protocols, ICNP'02, IEEE Computer Society Press, 2002, pp. 122–131. D. Lee, M. Yannakakis, Principles and methods of testing finite state machines: a survey, Proc. IEEE 84 (8) (1996) 1090–1123. L.P. Lima, A. Cavalli, A pragmatic approach to generating tests sequences for embedded systems, 10th Workshop on Testing of Communicating Systems, Chapman & Hall, 1997, pp. 288–307. S.C. Ntafos, A comparison of some structural testing strategies, IEEE Trans. Software Eng. 14 (1988) 868–874. M. Núñez, I. Rodríguez, Encoding PAMR into (timed) EFSMs, 22nd IFIP WG 6.1 Int. Conf. on Formal Methods for Networked and Distributed Systems, FORTE'02, LNCS, vol. 2529, Springer, 2002, pp. 1–16. A. Petrenko, Fault model-driven test derivation from finite state models: Annotated bibliography, 4th Summer School on Modeling and Verification of Parallel Processes, MOVEP 2000, LNCS, vol. 2067, Springer, 2001, pp. 196–205. A. Petrenko, N. Yevtushenko, G. von Bochmann, Testing deterministic implementations from their nondeterministic FSM specifications, 9th IFIP Workshop on Testing of Communicating Systems, IWTCS'96, Chapman & Hall, 1996, pp. 125–140. I. Rodríguez, M.G. Merayo, M. Núñez, A logic for assessing sets of heterogeneous testing hypotheses, 18th Int. Conf. on Testing Communicating Systems, TestCom'06, LNCS, vol. 3964, Springer, 2006, pp. 39–54. D.P. Sidhu, T.-K. Leung, Formal methods for protocol testing: a detailed study, IEEE Trans. Software Eng. 15 (4) (1989) 413–426. J. Tretmans, Test generation with inputs, outputs and repetitive quiescence, Software - Concepts and Tools 17 (3) (1996) 103–120. S.T. Voung, W.L. Chan, M.R. Ito, The UIOv-method for protocol test sequence generation, in: 2nd IFIP TC6 Int. Workshop on Protocol Test Systems, IWPTS'89, North-Holland, 1990, pp. 161–175.