Inactivity windows in irradiated CMOS analog switches
| dc.contributor.author | Franco Peláez, Francisco Javier | |
| dc.contributor.author | Zong, Yi | |
| dc.contributor.author | Agapito Serrano, Juan Andrés | |
| dc.date.accessioned | 2023-06-20T10:50:32Z | |
| dc.date.available | 2023-06-20T10:50:32Z | |
| dc.date.issued | 2006-08-28 | |
| dc.description | (c) 2006 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works | |
| dc.description.abstract | Radiation tests have shown the existence of inactivity windows in analog switches. It means that the devices lose their ability to switch between ON and OFF states if the total radiation dose is placed between two characteristic values. Once the total radiation dose goes beyond the top value of the window, the switching ability reappears. A physical mechanism based on the evolution of the threshold voltage of irradiated NMOS transistors is proposed in this paper. Finally, consequences of inactivity windows in the conception of radiation tests are discussed. | |
| dc.description.department | Depto. de Estructura de la Materia, Física Térmica y Electrónica | |
| dc.description.faculty | Fac. de Ciencias Físicas | |
| dc.description.refereed | TRUE | |
| dc.description.sponsorship | Ministerio de Educación y Ciencia | |
| dc.description.sponsorship | CERN | |
| dc.description.status | pub | |
| dc.eprint.id | https://eprints.ucm.es/id/eprint/28929 | |
| dc.identifier.doi | 10.1109/TNS.2006.880474 | |
| dc.identifier.issn | 0018-9499 | |
| dc.identifier.officialurl | http://dx.doi.org/10.1109/TNS.2006.880474 | |
| dc.identifier.uri | https://hdl.handle.net/20.500.14352/51321 | |
| dc.issue.number | 4 | |
| dc.journal.title | IEEE transactions on nuclear science | |
| dc.language.iso | eng | |
| dc.page.final | 1930 | |
| dc.page.initial | 1923 | |
| dc.publisher | IEEE-Inst Electrical Electronics Engineers Inc | |
| dc.relation.projectID | FPA2002-00912 | |
| dc.relation.projectID | K476/LHC | |
| dc.rights.accessRights | open access | |
| dc.subject.cdu | 537.8 | |
| dc.subject.keyword | CMOS analogue integrated circuits | |
| dc.subject.keyword | Field effect transistor switches | |
| dc.subject.keyword | Radiation effects | |
| dc.subject.keyword | Semiconductor device testing | |
| dc.subject.keyword | CMOS analog switch | |
| dc.subject.keyword | NMOS transistor irradiation | |
| dc.subject.keyword | Inactivity windows | |
| dc.subject.keyword | On-off state | |
| dc.subject.keyword | Physical mechanism | |
| dc.subject.keyword | Radiation testing | |
| dc.subject.keyword | Total ionizing dose | |
| dc.subject.keyword | Electron accelerators | |
| dc.subject.keyword | Instruments | |
| dc.subject.keyword | Ion accelerators | |
| dc.subject.keyword | Ionizing radiation | |
| dc.subject.keyword | Large Hadron Collider | |
| dc.subject.keyword | Neutrons | |
| dc.subject.keyword | Particle beams | |
| dc.subject.keyword | Superconducting magnets | |
| dc.subject.keyword | Switches | |
| dc.subject.keyword | Testing | |
| dc.subject.keyword | Analog switches | |
| dc.subject.keyword | Complementary metal | |
| dc.subject.keyword | Oxide semiconductor (CMOS) devices | |
| dc.subject.keyword | Total ionizing dose (TID) | |
| dc.subject.ucm | Electrónica (Física) | |
| dc.subject.ucm | Radiactividad | |
| dc.title | Inactivity windows in irradiated CMOS analog switches | |
| dc.type | journal article | |
| dc.volume.number | 53 | |
| dcterms.references | [1] C. Fynbo "Qualification of the radiation environment in the TCC2 experimental test area", LHC Project Note 235, EST/LEA, 2000 [2] J. G. Marques , A. C. Fernandes , I. C. Goncalves and A. J. G. Ramalho "Test facility at the Portuguese research reactor for irradiations with fast neutrons", Proceedings of the 2004 Radiation Effects on Components and Systems Workshop, pp.335 -338 2004 [3] J. G. Marques Nuclear Instruments and Methods in Physics Research Section A,, pp.604 -612 2005 :Elsevier Science [4] E. W. Enlow , R. L. Pease , W. Combs , R. D. Schrimpf and R. N. Nowlin "Response of advanced bipolar processes to ionizing radiation", IEEE Trans, Nucl. Sci., vol. 38, no. 6, pp.1342 -1351 1991 [5] Atlas Standard Radiation Test Methods, [online] Available: http://atlas.web.cern.ch/Atlas/GROUPS/FRONTEND/radhard.htm. [6] Y. Zong , F. J. Franco and J. A. Agapito "Using optimization techniques to characterize irradiated CMOS analog switches", Proceedings of the 2004 Radiation Effects on Components and Systems Workshop, pp.279 -285 2004 [7] F. J. Franco , Y. Zong , J. A. Agapito , M. A. Rodriquez-Ruiz and J. Casas-Cubillo "Evolution of lowest supply voltage and hysteresis phenomena in irradiated analog CMOS switches", IEEE Radiation Effects Data Workshop, pp.91 -95 2004 [8] P. Horowitz and W. Hill The Art of Electronics, 1990 :Cambridge Univ. Press [9]M. A. Perez Instrumentacion Electronica, 2003 :International Thomson Editors [10]Website of Analog Devices, [online] Available: http://www.analog.com. [11] Website of Vishay Siliconix, [online] Available: http://www.vishay.com. [12] Website of Maxim, [online] Available: http://www.maxim-ic.com. [13] T. De Massa and Z. Ciccone Digital Integrated Circuits, 1996 :John Wiley and Sons [14]T. R. Oldham and F. B. McLean "Total ionizing dose effects in MOS oxides and devices", IEEE Trans. Nucl. Sci., vol. 50, no. 3, pp.483 -499 2003 [15]J. R. Srour and J. M. MacGarrity "Radiation effects on microelectronics in space", Proc. IEEE, vol. 76, no. 11, pp.1443 -1469 1998 [16]F. W. Sexton and J. R. Schwank "Correlation of radiation effects in transistors and integrated circuits", IEEE Trans. Nucl. Sci., vol. 36, no. 6, pp.3975 -3981 1985 [17]W.-T. Wang , M.-D. Ker , M.-C. Chiang and C.-H. Chen "Level shifters for high speed 1-V to 3.3-V interfaces in a 0.13 $\mu$m Cu-interconnection/low-k CMOS technology", Pro. Technical Papers. IEEE Int. Symp. VLSI Technology, Systems, and Applications, pp.317 -310 2001 [18]K. Mori , K. Tanaka , K. Kobayashi , K. Takahashi and M. Takahashi "A 5 130 V level shifter composed of thin gate oxide dual terminal drain Pmosfets", Proc. IEEE Int. Symp. Power Semiconductor Devices and IC\'s, pp.345 -348 1997 [19]J. Doutreloigne , H. De Smet , J. Van den Steen and G. Van Doorselaer "Low power high-voltage CMOS level shifters for liquid crystal display drivers", The Eleventh International Conference on Microelectronics, ICM\'99, pp.213 -216 1999 [20] S. C. Tan and X. W. Sun "Low power CMOS shifters by bootstraping technique", Electronic Letters, vol. 38, no. 16, pp.876 -878 2002 [21]K.-H. Koo , J.-H. Seo , M.-L. Ko and J.-W. Kim "A new level shifter in ultra deep sub-micron for low to wide range voltage applications", Proc. IEEE Int. SOC Conf., pp.155 -156 2004 [22]D. Pan , H. W. Li and B. M. Wilamowski "A low voltage to high voltage level shifter circuit for MEMS application", Proc. 15th Biennial University/Government/Industry Microelectronics Symposium, pp.128 -131 2003 [23]R. Pease , A. H. Johnston and J. L. Azarewicz "Radiation testing of semiconductor devices for space electronics", Proc. IEEE, vol. 76, no. 11, pp.1510 -1526 1988 [24]SPICE OPUS, [online] Available: http://fides.fe.uni-lj.si/spice/ | |
| dspace.entity.type | Publication | |
| relation.isAuthorOfPublication | 662ba05f-c2fc-4ad7-9203-36924c80791a | |
| relation.isAuthorOfPublication.latestForDiscovery | 662ba05f-c2fc-4ad7-9203-36924c80791a |
Download
Original bundle
1 - 1 of 1
