Single Events in a COTS Soft-Error Free SRAM at Low Bias Voltage Induced by 15-MeV Neutrons

Thumbnail Image
Full text at PDC
Publication Date
Villa, Francesca
Baylac, Maud
Ramos Vargas, Pablo Francisco
Vargas Vallejo, Vanessa Carolina
Agapito Serrano, Juan Andrés
Velazco, Raoul
Advisors (or tutors)
Journal Title
Journal ISSN
Volume Title
IEEE-Inst Electrical Electronics Engineers Inc
Google Scholar
Research Projects
Organizational Units
Journal Issue
This paper presents an experimental study of the sensitivity to 15-MeV neutrons of Advanced Low Power SRAMs (A-LPSRAM) at low bias voltage little above the threshold value that allows the retention of data. This family of memories is characterized by a 3D structure to minimize the area penalty and to cope with latchups, as well as by the presence of integrated capacitors to hinder the occurrence of single event upsets. In low voltage static tests, classical single event upsets were a minor source of errors, but other unexpected phenomena such as clusters of bitflips and hard errors turned out to be the origin of hundreds of bitflips. Besides, errors were not observed in dynamic tests at nominal voltage. This behavior is clearly different than that of standard bulk CMOS SRAMs, where thousands of errors have been reported.
© IEEE-Inst Electrical Electronics Engineers. This work was supported in part by the Spanish MCINN project TIN2013-40968-P, by the Secretaría de Educación Superior Ciencia Tecnología e Innovación del Ecuador (SENESCYT), and by the “José Castillejo” mobility grant for professors and researchers.
[1] M. P. King, R. A. Reed, R. A. Weller, M. H. Mendenhall, R. D. Schrimpf, B. D. Sierawski, A. L. Sternberg, B. Narasimham, J. K. Wang, E. Pitta, B. Bartz, D. Reed, C. Monzel, R. C. Baumann, X. Deng, J. A. Pellish, M. D. Berg, C. M. Seidleck, E. C. Auden, S. L. Weeden-Wright, N. J. Gaspard, C. X. Zhang, and D. M. Fleetwood, “Electron-Induced Single-Event Upsets in Static Random Access Memory,” IEEE Tran. Nucl. Sci., vol. 60, no, 6, pp. 4122–4129, Dec. 2013. [2] T. Heijmen, D. Giot, and P. Roche, “Factors that impact the critical charge of memory elements,” in IEEE International On-Line Testing Symposium (IOLTS 2006), pp. 57–62, Jul. 2006. [3] Z. Zhang, J. Liu, Y. Sun, M. Hou, T. Tong, S. Gu, T. Liu, C. Geng, K. Xi, H. Yao, J. Luo, J. Duan, D. Mo, H. Su, Z. Zhang, Z. Lei, Y. En, and Y. Huang, “Supply voltage dependence of single event upset sensitivity in diverse SRAM devices,” in 2014 International Conference on Reliability, Maintainability and Safety, pp. 114–119, Aug. 2014. [4] Renesas Electronics, “About LPSRAM Effort.” [Online]. Available: [5] S. Uznanski, R. G. Alia, E. Blackmore, M. Brugger, R. Gaillard, J. Mekki, B. Todd, M. Trinczek, and A. V. Villanueva, “The Effect of Proton Energy on SEU Cross Section of a 16 Mbit TFT PMOS SRAM with DRAM Capacitors,” IEEE Tran. Nucl. Sci., vol. 61, no, 6, pp. 3074–3079, Dec. 2014. [6] M. O’Bryan, K. LaBel, S. Buchner, R. Ladbury, C. Poivey, T. Oldham, M. Campola, M. Carts, M. Berg, A. Sanders, and S. Mackey, “Compendium of Recent Single Event Effects Results for Candidate Spacecraft Electronics for NASA,” in IEEE Radiation Effects Data Workshop (REDW), pp. 11–20, Jul. 2008. [7] R. Velazco, J. A. Clemente, G. Hubert, W. Mansour, C. Palomar, F. J. Franco, M. Baylac, S. Rey, O. Rosetto, and F. Villa, “Evidence of the Robustness of a COTS Soft-Error Free SRAM to Neutron Radiation,” IEEE Tran. Nucl. Sci., vol. 61, no, 6, pp. 3103–3108, Dec. 2014. [8] G. Tsiligiannis, L. Dilillo, A. Bosio, P. Girard, A. Todri, A. Virazel, S. S. McClure, A. D. Touboul, F. Wrobel, and F. Saigne, “Testing a Commercial MRAM Under Neutron and Alpha Radiation in Dynamic Mode,” IEEE Tran. Nucl. Sci., vol. 60, no, 4, pp. 2617–2622, Aug. 2013. [9] G. Tsiligiannis, L. Dilillo, A. Bosio, P. Girard, S. Pravossoudovitch, A. Todri, A. Virazel, H. Puchner, C. Frost, F. Wrobel, and F. Saigné, “Multiple Cell Upset Classification in Commercial SRAMs,” IEEE Tran. Nucl. Sci., vol. 61, no, 4, pp. 1747–1754, Aug. 2014. [10] G. Tsiligiannis, L. Dilillo, V. Gupta, A. Bosio, P. Girard, A. Virazel, H. Puchner, A. Bosser, A. Javanainen, A. Virtanen, C. Frost, F. Wrobel, L. Dusseau, and F. Saigne, “Dynamic Test Methods for COTS SRAMs,” IEEE Tran. Nucl. Sci., vol. 61, no, 6, pp. 3095–3102, Dec. 2014. [11] J. A. Clemente, F. J. Franco, F. Villa, M. Baylac, P. Ramos, V. Vargas, H. Mecha, J. A. Agapito, and R. Velazco, “Neutron-Induced Single Events in a COTS Soft-Error Free SRAM at Low Bias Voltage,” in Proceedings of IEEE European Conferences on Radiation Effects on Components and Systems (RADECS2015), Sep. 2015. [12] F. Villa, M. Baylac, S. Rey, O. Rossetto, W. Mansour, P. Ramos, R. Velazco, and G. Hubert, “Accelerator-Based Neutron Irradiation of Integrated Circuits at GENEPI2 (France),” in IEEE Radiation Effects Data Workshop (REDW), pp. 1–5, July 2014. [13] J. Beaucour, J. Segura-Ruiz, R. Cubitt, B. Giroud, E. Capria, E. Mitchell, C. Curfs, J. C. Royer, M. Baylac, F. Villa, and S. Rey, “Grenoble Large Scale Facilities for Advanced Characterization of Microelectronic Devices,” in Radiation Effects on Components and Systems (RADECS2015) (in press), Sep. 2015. [14] A. Hands, P. Morris, C. Dyer, K. Ryden, and P. Truscott, “Single Event Effects in Power MOSFETs and SRAMs Due to 3 MeV, 14 MeV and Fission Neutrons,” IEEE Tran. Nucl. Sci., vol. 58, no, 3, pp. 952–959, Jun. 2011. [15] A. Hands, P. Morris, K. Ryden, and C. Dyer, “Large-Scale Multiple Cell Upsets in 90 nm Commercial SRAMs During Neutron Irradiation,” IEEE Tran. Nucl. Sci., vol. 59, no, 6, pp. 2824–2830, Dec. 2012. [16] J. L. Autran, D. Munteanu, P. Roche, and G. Gasiot, “Real-time Soft-Error Rate Measurements: A Review,” Microelectron. Reliab., vol. 54, no, 4, pp. 1455–1476, Aug. 2014. [17] A. Vazquez-Luque, J. Marin, J. A. Terron, M. Pombar, R. Bedogni, F. Sanchez-Doblado, and F. Gomez, “Neutron Induced Single Event Upset Dependence on Bias Voltage for CMOS SRAM With BPSG,” IEEE Tran. Nucl. Sci., vol. 60, no, 6, pp. 4692–4696, Dec. 2013. [18] The MOSIS Service, “Wafer Electrical Test Data and SPICE Model Parameters.” [On-line]. Available: [19] “The NGSpice project.” [On-line]. Available: [20] F. J. Franco, C. Palomar, J. G. Izquierdo, and J. A. Agapito, “SPICE Simulations of Single Event Transients in Bipolar Analog Integrated Circuits Using Public Information and Free Open Source Tools,” IEEE Tran. Nucl. Sci., vol. 62, no, 4, pp. 1625–1633, Aug. 2015. [21] R. Baumann, “From COTS to space grade electronics-improving reliability for Harsh environments,” in 2014 IEEE International Integrated Reliability Workshop Final Report (IIRW), p. 51, Oct. 2014. [22] S. Gerardin and A. Paccagnella, “Present and Future Non-Volatile Memories for Space,” IEEE Tran. Nucl. Sci., vol. 57, no, 6, pp. 3016–3039, Dec. 2010. [23] L. D. Edmonds, S. M. Guertin, L. Z. Scheick, D. Nguyen, and G. M. Swift, “Ion-induced stuck bits in 1T/1C SDRAM cells,” IEEE Tran. Nucl. Sci., vol. 48, no, 6, pp. 1925–1930, Dec. 2001. [24] A. Haran, J. Barak, D. David, E. Keren, N. Refaeli, and S. Rapaport, “Single Event Hard Errors in SRAM Under Heavy Ion Irradiation,” IEEE Tran. Nucl. Sci., vol. 61, no, 5, pp. 2702–2710, Oct. 2014.